An implementation of the CHERI architecture for the RISCV architecture by Bluespec Inc.

64-bit processor with 5 stage in-order pipeline. Implemented in late 2018. Implemented using Bluespec SystemVerilog (BSV).