Formal verification of superscalar microprocessors with multicycle functional units, exception, and branch prediction

Miroslav N. Velev, Randal E. Bryant
[doi] [ISBN] [Google Scholar] [DBLP] [Citeseer]

Proceedings of the 37th Annual Design Automation Conference
DAC '00
Los Angeles, California, USA
ACM
New York, NY, USA
Pages 112-117
2000
Note(s): CPU verification