IEEE standard for SystemVerilog - Unified hardware design, specification, and verification language

IEEE
[doi] [Google Scholar] [DBLP] [Citeseer]

IEEE Std. 1800-2012
2013
Note(s): RTL

RTL