Reduced instruction set computers

David A. Patterson
[doi] [Google Scholar] [DBLP] [Citeseer]

Communications of the ACM 28(1)
ACM
New York, NY, USA
Pages 8-21
January 1985
Note(s): RISC architecture, instruction set architecture

RISC architecture