Notes related to Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations
Papers related to Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations
- RTLcheck: Verifying the memory consistency of RTL designs [manerkar:micro:2017]