Simulation of a horizontal bit-sliced processor using the ISPS architecture simulation facility

Andries van Dam, Mario R. Barbacci, Constantine Halatsis, J. Joosten, M. Letheren
[doi] [Google Scholar] [DBLP] [Citeseer] [url]

IEEE Trans. Computers 30(7)
Pages 513-519
1981
Note(s): ISPS