Simulation of a horizontal bit-sliced processor using the ISPS architecture simulation facility
Andries van Dam, Mario R. Barbacci, Constantine Halatsis, J. Joosten, M. Letheren[doi] [Google Scholar] [DBLP] [Citeseer] [url]
[doi] [Google Scholar] [DBLP] [Citeseer] [url]