BlueSpec SystemVerilog

[Google Scholar]

Notes: SystemVerilog
  • End-to-end formal verification of a RISC-V processor extended with capability pointers [gao:fmcad:2021]