


End-to-End Verification of ARM[®] Processors with ISA-Formal

Alastair Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes, Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrabel, Ali Zaidi



alastair.reid@arm.com
[@alastair_d_reid](https://twitter.com/alastair_d_reid)


Scale


Large Specifications
Large Implementations


Checking an instruction


ADD

Checking an instruction









Errors ISA-Formal can catch

-
- The diagram illustrates the types of errors that ISA-Formal can catch, categorized into two groups: 'No Context' and 'Context'. The 'No Context' group includes errors in decode and data path. The 'Context' group includes errors in forwarding logic, register renaming, exception handling, and speculative execution. Brackets are used to group the items under each category label.
- No Context
 - Errors in decode
 - Errors in data path
 - Context
 - Errors in forwarding logic
 - Errors in register renaming
 - Errors in exception handling
 - Errors in speculative execution

Specifying ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	Rm			Rn			Rd		

```
assign ADD_retiring = (pre.opcode & 16'b1111_1110_0000_0000)  
                      == 16'b0001_1000_0000_0000;
```

```
assign ADD_result   = pre.R[pre.opcode[8:6]] + pre.R[pre.opcode[5:3]];
```


```
assign ADD_Rd       = pre.opcode[2:0];
```









```
assert property (@(posedge clk) disable iff (~reset_n)
```

```
    ADD_retiring |-> (ADD_result == post.R[ADD_Rd]));
```

ISA Formal


- Finds complex bugs in processor pipelines
- **Applied to wide range of μ Architectures**
- Uses translation of ARM's internal ISA specification








Challenges


- **Complex Functional Units**
 - **FP**
 - **Memory**
- Dual Issue
- Instruction Fusion
- Register Renaming
- Out-of-order Retire











FP Subset Behaviour

<i>FPAdd</i>	$-\infty$	-1	0	1	∞
$-\infty$	$-\infty$	$-\infty$	$-\infty$	$-\infty$	
-1	$-\infty$		-1	0	∞
0	$-\infty$	-1	0	1	∞
1	$-\infty$	0	1		∞
∞		∞	∞	∞	∞

ISA Formal

- Finds complex bugs in processor pipelines
- Applied to wide range of μ Architectures
- **Uses translation of ARM's internal ISA specification**

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]		✓			
NZCV					
SP					
PC					
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]		✓			
NZCV					
SP		✓			
PC					
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]		✓	✓		
NZCV					
SP		✓			
PC			✓		
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓		
NZCV	✓				
SP	✓	✓			
PC			✓		
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

But this is slow
and inconsistent

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓	✓	✓
NZCV					
SP					
PC					
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓	✓	✓
NZCV	✓	✓	✓	✓	✓
SP	✓	✓	✓	✓	✓
PC	✓	✓	✓	✓	✓
S[],D[],V[]					
FPSR					
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓	✓	✓
NZCV	✓	✓	✓	✓	✓
SP	✓	✓	✓	✓	✓
PC	✓	✓	✓	✓	✓
S[],D[],V[]	✓	✓	✓	✓	✓
FPSR	✓	✓	✓	✓	✓
MemRead					
MemWrite					
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties


	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓	✓	✓
NZCV	✓	✓	✓	✓	✓
SP	✓	✓	✓	✓	✓
PC	✓	✓	✓	✓	✓
S[],D[],V[]	✓	✓	✓	✓	✓
FPSR	✓	✓	✓	✓	✓
MemRead	✓	✓	✓	✓	✓
MemWrite	✓	✓	✓	✓	✓
SysRegRW					
ELR					
ESR					
...					

ISA-Formal Properties

	ADC	ADD	B	...	YIELD
R[]	✓	✓	✓	✓	✓
NZCV	✓	✓	✓	✓	✓
SP	✓	✓	✓	✓	✓
PC	✓	✓	✓	✓	✓
S[],D[],V[]	✓	✓	✓	✓	✓
FPSR	✓	✓	✓	✓	✓
MemRead	✓	✓	✓	✓	✓
MemWrite	✓	✓	✓	✓	✓
SysRegRW	✓	✓	✓	✓	✓
ELR	✓	✓	✓	✓	✓
ESR	✓	✓	✓	✓	✓
...					

Automation





FP/SIMD	25%
Memory	21%
Branch	21%
Integer	18%
Exception	8%
System	7%

Defect Detection by Area

Summary

- Finds complex bugs in processor pipelines
 - Complete RTL, not just model
 - Bug absence not being proved (yet)
- Applied to wide range of μ Architectures
 - 3 trials, 6 full deployments.
- Uses translation of ARM's internal ISA specification
 - Public release of ISA spec this fall in collaboration w/ Cambridge University
 - “Trustworthy Specifications of ARM[®] v8-A and v8-M System Level Architecture,” to appear, FMCAD 2016

End

alastair.reid@arm.com
@alastair_d_reid

